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Modiﬁed Phase-Shifted PWM Control for
Flying Capacitor Multilevel Converters
Chunmei Feng, Member, IEEE, Jun Liang, Member, IEEE, and Vassilios G. Agelidis, Senior Member, IEEE
Abstract—The issue of voltage imbalance remains a challenge
for the ﬂying capacitor multilevel converter. The phase-shifted
pulsewidth modulation (PS–PWM) method has a certain degree
of self-balancing properties. However, the method alone is not
sufﬁcient to maintain balanced capacitor voltages in practical
applications. The paper proposes a closed-loop modiﬁed PS–PWM
control method by incorporating a novel balancing algorithm. The
algorithm takes advantage of switching redundancies to adjust the
switching times of selected switching states and thus maintaining
the capacitor voltages balanced without adversely affecting the
system’s performance. Key techniques of the proposed control
method, including selection of switching states, calculation of
adjusting times for the selected states, and determination of new
switching instants of the modiﬁed PS–PWM are described and
analyzed. Simulation and experimental results are presented to
conﬁrm the feasibility of the proposed method.
Index Terms—Flying capacitor (FC) converter, modiﬁed phase-
shifted pulsewidth modulation (PS–PWM), multilevel converter,
voltage balancing.
I. INTRODUCTION
M
ULTILEVEL converters synthesize voltage waveforms
using a number of semiconductor devices connected in
a special arrangement, which are typically rated at a fraction
of the dc bus voltage. The unique structure of these multilevel
converters makes them suitable for high voltage and high power
applications such as ﬂexible alternating current transmission
systems (FACTS), high voltage direct current (HVDC), and
large electric adjustable speed motor drive (ASMD). These
converters are able to generate output voltage waveforms with
lower harmonic distortion, lower electromagnetic interference
(EMI) and higher efﬁciencies when compared with the conven-
tional topologies [1]–[3].
There are three types of multilevel converter topologies,
namely, the neutral-point-clamped (NPC) converter [4], the
ﬂying capacitor (FC) converter [5], and the cascaded con-
verter with separate dc voltage sources (also called H-bridge
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converter) [6]. The FC converter has attracted a great deal of
interest in recent years mainly due to a number of advanta-
geous features. For instance, it seems that the extension of the
converter to higher than three levels is possibly easier than the
NPC alternative in commercial applications [7], [8]. However,
a number of drawbacks need to be further addressed. These
include large capacitor banks, additional precharging circuitry,
and in particular voltage imbalance amongst FCs.
The balancing of FC voltages is quite important and dic-
tates both the safe and efﬁcient operation of the converter [9].
If voltage imbalance occurs, the quality of the output voltages
will deteriorate and blocking voltages imposed on certain de-
vices may increase beyond the rated values. Thus, the safe op-
eration of power devices cannot be guaranteed. Therefore, it is
necessary to take into account the balance of FC voltages when
designing the control schemes for the FC converters.
Different control strategies taking the capacitor voltage bal-
ancing into account have been proposed for FC converters op-
erating in various applications. A direct staircase angle con-
trol was introduced in [10]. It is adapted for those applications
where the typical pulsewidth modulation (PWM) control does
not exist, such as direct torque control (DTC) and sliding mode
control or hysteresis control. A carrier-rotation PWM technique
was proposed in [11]. However, the above two control methods
only deal with the open-loop control. If the small imbalance
situation occurs, a compensation algorithm is also needed. A
closed-loop control strategy based on an exact linearization and
capacitor voltage estimation has been presented in [12]. It re-
mainsattractivefordc–dcconversionasitreducesthenumberof
sensors in the converter system. However, its design and imple-
mentation becomes complicated and output voltage waveform
is affected when applied to dc–ac inverters. The phase-shifted
PWM (PS–PWM) method also has a self-balancing property. It
has been widely used for the multilevel FC converter since its
implementation is straightforward [13]. However, in practical
systems, capacitor voltages may diverge from their balanced
valuesdue to non-ideal conditionsand disturbances, such as un-
equalcapacitanceleakagecurrents,unequaldelaysinswitching,
asymmetrical charging/discharging of capacitors and load dis-
turbances. Thus, an external control loop, besides the PS–PWM
method is needed to balance the voltage of the capacitors. The
integration of an external loop with self-balancing properties is
an issue that needs to be further investigated [7].
Some technical papers have presented voltage balancing
strategies for FCs based on the PS–PWM method. Speciﬁcally,
an extra “balance booster” was proposed in [14], which is an
ﬁlter with a natural frequency equal to the switching
frequency to improve the dynamics of rebalancing. It has the
advantage of being reliable but the extra ﬁlter increases the
cost of the overall system and its power losses especially in
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Fig. 1. Phase-leg of a ﬁve-level FC multilevel converter.
high-voltage applications.Reference [15] proposed a method
to either charge or discharge the FCs by switching on switch
pairs of positive and negative legs of the multilevel bridge
simultaneously for a very short period to maintain capacitor
voltages. This method could lead to extremely high short-cir-
cuit currents. In [16], a control strategy for ﬁve-level multilevel
FC converters based on the idea of introducing corrected
modulation waveform by adding square-wave type signals was
proposed. This control approach can be easily incorporated into
the phase-shifted PWM method, but with negative effect on the
output waveform. A feedback control scheme was proposed for
the voltage stabilization by adding or subtracting duty cycles
in proportion to the unbalanced portion [17]. However, it is
only suitable for three-level converters with only one FC. For
higher-level converters, it is hard to describe the nonlinear rela-
tionship between the output current and the capacitor voltages.
In addition, there exists interaction among multicapacitors
which makes it impossible to control the output current and the
capacitor voltages simultaneously by just simply adjusting the
respective duty cycles.
The objective of this paper is to present a closed-loop control
strategy which consists of the conventional PS–PWM method
and a novel voltage balancing control algorithm. The proposed
approach is quite different from the above mentioned methods.
Speciﬁcally, the algorithm utilizes the redundancy of FC con-
verter switching states to change the charge/discharge times of
capacitors. In addition, by properly selecting the combinations
of the switching states, the method decouples the control of
multiple capacitors. Thus, it can control capacitor voltages in-
dependently. Moreover, this approach does not introduce any
TABLE I
FIVE-LEVEL FC CONVERTER VOLTAGE LEVELS AND THEIR SWITCHING STATES
1: switch on; 0: switch off;
+: charging mode; ￿: discharging mode; N: no change.
Charging/discharging modes of FCs in this table are obtained
assuming i > 0. These modes are interchanged for i < 0.
extra harmonic distortion in the output voltage waveform. Even
though the proposed control scheme is applied to a ﬁve-level
FC converter in this paper, it can be extended to higher-level FC
converters.
The paper is organized in the following way. Section II de-
scribes the basic structure of the ﬁve-level FC converter and
its operating principle. The conventional PS–PWM method is
brieﬂy introduced in Section III. Section IV addresses the pro-
posed voltage balancing control algorithm. Simulation and ex-
perimental results with and without the proposed closed-loop
control strategy are given in Sections V and VI, respectively,
in order to illustrate the validity of the method. Finally, conclu-
sions are summarized in Section VII.
II. FC MULTILEVEL CONVERTER
A phase leg of a ﬁve-level FC multilevel converter is shown
in Fig. 1. It is vital for the proper functioning of this converter
that all FCs, namely, , , and to be charged to 4,
2, and 3 4, respectively. Consequently, the voltage
stress across any switch in this circuit equals 4. The most
attractivefeatureoftheFCconverteristhatthevoltagesynthesis
in an FC converter has more ﬂexibility than that of the NPC
topology. For a given voltage level, there are several switching
statesthatgivethesameoutput voltage ,butresultindifferent
charging or discharging modes for the FCs. This is also known
as switching redundancy. Table I lists ﬁve-level FC converter’s
voltage levels and all the charging/discharging modes of each
FC for 0. It should be noted that charging/discharging
modesofcapacitorsareinterchangedfor 0.Fortheanalysis
in this paper, the instantaneous load current is assumed to be
positive without losing generality. There exist complementary180 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 22, NO. 1, JANUARY 2007
Fig. 2. Control signals for different modulating reference values. (a) 0.5 pu.<m￿ 1.0 pu.; (b) 0 pu.<m￿ 0.5 pu.; (c) ￿0.5 pu. <m￿ 0
pu.; (d) ￿1 pu. <m￿￿ 0.5 pu.
switchpairsineachphaseleg , ,
and , respectively, but only the upper four switches
are given in Table I.
III. PHASE-SHIFTED PWM METHOD
This concept was ﬁrst proposed in [18]. For a ﬁve-level FC
converter, a reference modulation signal is compared with four
triangular carrier signals that are phase shifted by 90 . The re-
sulting PWM signals control the corresponding switches.
Fig. 2 illustrates the conventional PS–PWM method applied
to a ﬁve-level FC converter. It is assumed that the frequency
modulation ratio is sufﬁciently large so that the modulating
reference value can be regarded as a constant in a switching
period . There are four regions in terms of the value ofFENG et al.: MODIFIED PHASE-SHIFTED PWM CONTROL 181
Fig. 3. Building block of the voltage balancing controller.
shown in Fig. 2(a)–(d), respectively. The control switching sig-
nals , , , and for the main switches of to as
well as switching states and associated capacitor charging and
discharging modes are also shown in Fig. 2.
PS–PWM can maintain the capacitor voltage to a certain de-
gree by applying equal time duration of the charging and the
dischargingswitchingstatesforeachcapacitor.Thus,PS–PWM
has a self-balancing property. However, voltage imbalance of
FCs in practical implementations may still occur due to unequal
parameters of the converter caused by different IGBT toler-
ances,different anddifferentvalueoftheFCs,etc.There-
fore, a feedback loop is required to eliminate the accumulative
errorandmakethecapacitorvoltagesstabilizeatthedesiredref-
erence values.
IV. PROPOSED CONTROL ALGORITHM FOR FLYING
CAPACITOR VOLTAGE BALANCING
A. Building Block of the Voltage Balancing Controller
ThevoltagebalancingcontrollerisshowninFig.3.Itconsists
of proportional integral (PI) controllers and a balancing control
algorithm. This novel algorithm is introduced in this section.
Here, the reference voltages , , and for the three
FCsintheﬁve-levelFCconverterare 4, 2,and3 4,
respectively. The actual average values of , , and
measured by sensors are compared with their reference values
and then the errors are fed into the PI controllers. The outputs
of the PI controllers are multiplied with the sign of the output
current and ﬁnally generate the adjusting time , ,
and for the FCs , , and , respectively. The load
current direction must be considered since it determines the
capacitor charging or discharging mode for the same switching
state.
The implementation procedure of the balancing control algo-
rithm can be summarized as follows.
Step 1: Selecting the related switching states to be adjusted
for compensating the voltage variation for every FC
in terms of different regions.
Step 2: Calculating the adjusting time for every selected
switching state taking , , and into ac-
count.
Step 3: Adjusting the time duration of every selected
switching state and determining switching instants.
B. Implementation of the Novel Voltage Balancing
Control Algorithm
Step1: As illustratedin Fig.2, thereare four regionsinterms
of . For every region, different switching states are selected to
compensate the capacitor voltage variations. Taking the region
0.5 pu. 1.0 pu. as an example, ﬁve switching states
are available according to PS–PWM, namely 1110, 1111, 0111,
1011, and 1101, as shown in Fig. 2(a). Assuming is lower
than its reference value, it is required to increase while not
affecting and . One possible way is just to increase the
time duration of 1110 so as to increase the charging time of
and thus to increase . However, increasing the 1110 dura-
tion decreases the 1111 duration, and the duty cycle is changed,
thus the output voltage is affected through this simple adjust-
ment. To ensure the output voltage is not affected, all of the
switching instants in a switching cycle need to be considered to
force to return back to its reference value without affecting
, and the output voltage as well. It can be seen from the
Table I that the switching state 1101 discharges and charges
in this region. We can reduce the time duration of this state
by 4 so that the discharge time is reduced by 4
which increases . However, such an adjustment affects
since it shortens the charging time of . To compensate that,
the1011switchingstatecanbeshortenedby 4.Theadjust-
mentofthestate1011inturndecreases .Then,wecancom-
pensate the variation of by shortening the 0111 switching
state by 4. Therefore, by shortening the switching states
1101, 1011, and 0111 by 4, respectively, is increased
without affecting and values. Finally, in order to keep
the duty cycle in a switching period unchanged, the duration of
the switching state 1110 must be increased by 3 4, which
further increases the charging time of and . The adjusted
waveforms are shown in Fig. 4.
Similarly, and can be adjusted through selecting the
appropriate switching states. When the modulating reference
value is between0.5 and 1.0 pu., theiradjustment procedurecan
be explained as follows.
If is lower than its reference value, then:
• reduce the time duration of the state 1101 by (i.e.,
discharging time decreases, charging time also de-
creases);
• reduce the time duration of the state 1011 by 4 (i.e.,
discharging time decreases, charging time also de-
creases);
• reduce the time duration of the state 0111 by 4 (i.e.,
discharging time decreases);
• increasethetimedurationofthestate1110by3 4(i.e.,
charging time increases).
If is lower than its reference value, then:
• increase the time duration of the state 1101 by 2 (i.e.,
charging time increases, discharging time also in-
creases);
• increase the time duration of the state 1110 by 2 (i.e.,
charging time increases);
• reduce the time duration of the state 1011 by 2 (i.e.,
discharging time decreases, charging time also de-
creases);
• reduce the time duration of the state 0111 by 2 (i.e.,
discharging time decreases).182 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 22, NO. 1, JANUARY 2007
Fig. 4. Expanded view of selected switching waveforms after adjustment.
If is lower than its reference value, then:
• increase the time duration of the state 1011 by 4 (i.e.,
charging time increases, discharging time also in-
creases);
• increase the time duration of the state 1101 by 4 (i.e.,
charging time increases, discharging time also in-
creases);
• increasestate1110lengthby 4(i.e., chargingtime
increases);
• reduce state 0111 length by 3 4 (i.e., discharging
time decreases).
The adjusting times of selected switching states for all four
regions are summarized in Table II. The overall adjusting times
duringaswitchingperiodforanyregioniszeroinordertoavoid
changing the output voltage and affecting the overall system
characteristics. It should be mentioned that Table II is valid for
any capacitor voltage and load current though it is assumed in
the analysis that capacitor voltages are smaller than the refer-
ence values and the load current is positive, because , ,
and containtheinformationonthevariationofthecapacitor
voltages and the sign of the load current through the controller
in Fig. 3.
Step 2: The total adjusting time for every selected
switching state can be obtained by summing the adjusting times
for all capacitors as listed in Table III. According to PS–PWM,
the width of each state, i.e., the time duration is a function of
TABLE II
ADJUSTMENT OF SELECTED SWITCHING STATES FOR INDIVIDUAL CAPACITORS
, which is also listed in Table III. The time duration of a state
after adjustment should not be less than zero, otherwise
the state would not exist any longer and would result in errors
of PWM switching. of a state should also not be larger
than a maximum value which could result in a negative value
of of another state, but if 0 for all states,
has been limited to be less than the maximum value
automatically because the overall adjusting time is zero. Thus,
only the following condition should be met for all states:
(1)
If , then it must be normalized to the width
(2)
where . Correspondingly, all other adjusting times
also multiply the same coefﬁcient to guarantee the overall
adjusting time in any region being zero.
Step 3: There can be various methods to adjust the time du-
ration of selected switching states and determine switching in-
stants. The method used in this paper is to adjust states from left
to right and to shift only switching instants on the right of a se-
lected state. The region of 0.5 pu. 1.0 pu. is once again
used as an example to illustrate the method of adjusting time
duration of every selected state. For any , , and ,
the adjusting time for all four states in this region can be
calculated by using formulas in Table III. Assuming 0
and 0 to adjust only, the adjusting time
is 4 for the state 1101, 4 for 1011, 4
for 0111, and 3 4 for 1110, respectively. The switching
states before adjustment are obtained using the conventional
PS–PWM method as shown in Fig. 4. For the state 1110, since
it is distributed at both ends of each cycle, the time duration at
the left end is increased by half of 3 4, i.e., is shifted
right by 3 8. At the same time, all other switching instants
on the right of (including , , , , ,FENG et al.: MODIFIED PHASE-SHIFTED PWM CONTROL 183
TABLE III
ADJUSTING TIME OF SELECTED SWITCHING
STATES AND THEIR TIME DURATION
Fig. 5. FC voltages with the conventional PS–PWM method.
, and ) are shifted right by 3 8. For the state 0111,
only its right switching instant, i.e. is shifted left by 4.
At the same time, all other switching instants on the right of
(including , , , , and ) are shifted
left by 4. For the state 1011, only its right switching in-
stant, i.e. is shifted left by 4. At the same time, all
other switching instants on the right of (including ,
, and ) are shifted left by 4. For the state 1101,
is shifted left by 4. At the same time, is shifted
left by 4. After these adjustments, it can be known that the
time duration of 1110 at the right end has actually increased by
3 8, which means the total time duration for 1110 increases
by3 4asrequired.Therefore,newswitchinginstantsforall
states after adjustment can be obtained and shown in Fig. 4.
V. SIMULATION RESULTS
Toverifytheperformanceofthevoltagebalancingcontrolal-
gorithm, simulations are carried out on a single-phase ﬁve-level
Fig. 6. Phase output voltage v with the conventional PS–PWM method
(THD=15.9%).
Fig. 7. Phase output current i with the conventional PS–PWM method
(THD=6.7%).
FC converter. Parameters of the converter system are:
40 V, 30 V, 20 V, 10 V, 50 Hz,
1600 Hz, 1500 F; Load: 15 ,
20 mH; PI controller: 10 , 2 10 . Here, is
the fundamental frequency, or modulating frequency, is the
carrier frequency or the switching frequency.
In simulations, from 0 to 1 s, voltages of FCs , , and
are charged to their balance points, i.e., 10, 20, and 30 V
respectively through an external charging circuit. After 1 s, the
external charging circuit is disconnected and the conventional
PS–PWM method starts to work and generates a 50-Hz sinu-
soidaloutputvoltage .Theamplitudemodulationratioof is
0.8.Sincethereisnofeedbackcontrol,capacitorvoltages
havedeviatedfromtheirbalancepointsasshowninFig.5.Espe-
cially and haveincreasedto17Vand37V.Theoutput
voltage and output current have deteriorated, as shown in
Figs.6and7.After30s,themodiﬁedPS–PWMmethodstartsto
operate, and capacitor voltages are controlled back to their bal-
ance points, as shown in Fig. 8. Waveforms of and shown
in Figs. 9 and 10 are thus signiﬁcantly improved. The total har-
monic distortion (THD) of decreases from 15.9% to 13.1%
and the THD of decreases from 6.7% to 5.3%.
VI. EXPERIMENTAL RESULTS
Experimental tests are conducted to replicate the tests per-
formed in simulations. A low-power single-phase ﬁve-level FC
converter prototype is built. The TMS320LF2407 digital signal
processor (DSP) EVM board from Texas Instruments (TI) is184 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 22, NO. 1, JANUARY 2007
Fig. 8. FC voltages with the modiﬁed PS–PWM method.
Fig. 9. Phase output voltage v with the modiﬁed PS–PWM method
(THD=13.1%).
Fig. 10. Phase output current i with the modiﬁed PS–PWM method
(THD=5.3%).
used in order to provide the control solution. The parameters
of the converter prototype, load conditions and controllers are
the same as those used in simulations.
Fig. 11 shows the voltage waveforms of the three FCs before
andafterthemodiﬁedPS–PWMcontrolmethodtakesaction.In
the captured oscilloscope window, the conventional PS–PWM
method operates until 20 s, and the voltage imbalance can be
observed. The capacitor voltages have deviated to 16, 20.5, and
36 V, respectively from their balance points. From 20 s the
modiﬁed PS–PWM method starts to operate, and the capacitor
voltages are controlled back to balance points. Figs. 12 and 13
give the waveforms of the output voltage and current with the
PS–PWM method and with the modiﬁed PS–PWM method, re-
spectively, for a comparison. The waveform quality has been
improved with the modiﬁed PS–PWM method.
Fig. 11. FC voltages with the conventional PS–PWM method before 20 s and
with the modiﬁed PS–PWM method after 20 s. Scales of oscilloscope: 10 V/div
and 10 s/div.
Fig. 12. Output voltage and current with the conventional PS–PWM method.
Ch1: v (10 V/div); Ch2: i (1 A/div); time (4 ms/div).
Fig. 13. Output voltage and current with the modiﬁed PS–PWM method. Ch1:
v (10 V/div); Ch2: i (1 A/div); time (4 ms/div).
VII. CONCLUSION
The imbalance problem exists in multilevel FC converters
using the phase-shifted PWM method. A modiﬁed PS–SPWM
control method for a ﬁve-level FC inverter has been presented
in the paper. This closed-loop method consists of PI controllers
andavoltagebalancingalgorithm.Thealgorithmutilizesthere-
dundancy of switching states of FC converters, adjusts the time
duration of selected switching states, and modiﬁes switchingFENG et al.: MODIFIED PHASE-SHIFTED PWM CONTROL 185
instants of PS–PWM so as to compensate for the deviation of
the capacitor voltages. The proposed method can maintain bal-
anced voltages of FCs, which contributes to both the quality of
the output voltages and safe operation of the converter. In sum-
mary, the method has the following features.
• The overall adjusting time is zero in each switching period
in order to keep the duty cycle unchanged. Therefore, the
output voltage performance is not affected by such an ad-
justment.
• Each capacitor voltage is adjusted individually and their
control is decoupled.
• This methodcanbe extendedtohigher-levelFCconverters
and can be easily implemented with a typical DSP con-
troller.
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